Clock Tree Synthesis based on Wire length Minimization Algorithm

Abstract

Clock Distribution Network is to be designed carefully to optimize many performance criteria like power, area and delay. The reduced process size necessitates better distribution strategies and algorithms. In this paper, a hierarchical clock network design by making use of the diagonal routes is presented. Buffers are introduced to get perfect pulse width, duty cycle and latency.