“FPGA Implementation of FIR Filter Design With Optimization of Adder Tree & Constant Multiplication”. International Journal of Current Engineering and Technology 5, no. 3 (June 30, 2015): 2128–2137. Accessed April 6, 2026. https://ijcet.evegenis.org/index.php/ijcet/article/view/2364.