“FPGA Implementation of FIR Filter Design With Optimization of Adder Tree & Constant Multiplication”. International Journal of Current Engineering and Technology, vol. 5, no. 3, June 2015, pp. 2128-37, https://ijcet.evegenis.org/index.php/ijcet/article/view/2364.