“FPGA Implementation of FIR Filter Design With Optimization of Adder Tree & Constant Multiplication”. 2015. International Journal of Current Engineering and Technology 5 (3): 2128-37. https://ijcet.evegenis.org/index.php/ijcet/article/view/2364.