FPGA Implementation of FIR Filter Design with Optimization of Adder Tree & Constant Multiplication. Int. J. Curr. Eng. Technol. 2015;5(3):2128-2137. Accessed April 6, 2026. https://ijcet.evegenis.org/index.php/ijcet/article/view/2364