Low power VLSI design approach for 16 bit binary counter to reduce power. Int. J. Curr. Eng. Technol. [Internet]. 2013 Sep. 30 [cited 2026 Apr. 30];1(1.Special Issue):344-7. Available from: https://ijcet.evegenis.org/index.php/ijcet/article/view/3855