“Sub Word Partitioning and Signal Value Based Clock Gating Scheme for Low Power VLSI Applications”. International Journal of Current Engineering and Technology 5, no. 3 (June 30, 2015): 1762–1770. Accessed April 4, 2026. https://ijcet.evegenis.org/index.php/ijcet/article/view/2219.