“Sub Word Partitioning and Signal Value Based Clock Gating Scheme for Low Power VLSI Applications”. International Journal of Current Engineering and Technology, vol. 5, no. 3, June 2015, pp. 1762-70, https://ijcet.evegenis.org/index.php/ijcet/article/view/2219.