“Sub word Partitioning and Signal Value based Clock gating Scheme for Low Power VLSI Applications” (2015) International Journal of Current Engineering and Technology, 5(3), pp. 1762–1770. Available at: https://ijcet.evegenis.org/index.php/ijcet/article/view/2219 (Accessed: 4 April 2026).