“Sub Word Partitioning and Signal Value Based Clock Gating Scheme for Low Power VLSI Applications”. 2015. International Journal of Current Engineering and Technology 5 (3): 1762-70. https://ijcet.evegenis.org/index.php/ijcet/article/view/2219.