Low power VLSI design approach for 16 bit binary counter to reduce power. (2013). International Journal of Current Engineering and Technology, 1(1.Special Issue), 344-347. https://ijcet.evegenis.org/index.php/ijcet/article/view/3855