1.
Low power VLSI design approach for 16 bit binary counter to reduce power. Int. J. Curr. Eng. Technol. 2013;1(1.Special Issue):344-347. Accessed July 28, 2026. https://ijcet.evegenis.org/index.php/ijcet/article/view/3855