Optimized Reconfigurable ASIP of FIR Filter using FPGA. Int. J. Curr. Eng. Technol. 2014;4(3):1499-1502. Accessed April 5, 2026. https://ijcet.evegenis.org/index.php/ijcet/article/view/737