FPGA Implementation of FIR Filter Design With Optimization of Adder Tree & Constant Multiplication. Int. J. Curr. Eng. Technol. 2015, 5 (3), 2128-2137.