Sub Word Partitioning and Signal Value Based Clock Gating Scheme for Low Power VLSI Applications. Int. J. Curr. Eng. Technol. 2015, 5 (3), 1762-1770.