2015. FPGA Implementation of FIR Filter Design with Optimization of Adder Tree & Constant Multiplication. International Journal of Current Engineering and Technology. 5, 3 (Jun. 2015), 2128–2137.