

Research Article

To Study and Characterisation of N N⁺ N Nanowire Transistor (Junctionless) using 2D ATLAS Simulator

Akash Kumar Gupta^{^*}, Anil Kumar[^] and A.K. Jaiswal[^]

[^]SHIAT'S Allahabad India

Accepted 05 June 2014, Available online 20 June 2014, Vol.4, No.3 (June 2014)

Abstract

A polysilicon gated N N⁺ N silicon substrate junctionless nanowire transistor purposed in this paper. Conduction mechanisms in junctionless nanowire transistors (gated resistors) are compared to inversion-mode and accumulation-mode MOS devices uses bulk conduction. The current drive is controlled by doping concentration. Its characteristics demonstrated and compared with conventional N-MOS transistor using 2D-ATLAS simulator. The result shows that junctionless transistor has a number of desirable features, such as linear variation of I_d with control gate voltage, low leakage current and threshold, effect of different control gate voltage studied and demonstrated in the paper.

Keywords: NN⁺N transistor (3N), Threshold voltage, Leakage current, Back current, 2D-ATLAS

1. Introduction

The N N⁺ N transistor is a polysilicon gated nanowire transistor with n-type highly doped, drain and source with respect to n-type channel. Junctionless nanowire transistor having highly doped drain and source. Doping concentration is constant and uniform throughout the devices. The device features bulk conduction instead of surface channel conduction. Junctionless transistor is unidirectional, fabrication process is greatly simplified, hot carriers, always ON device there is no doping concentration due to these properties, junctionless transistor can be used in low power application as an always ON & OFF switch.

The conduction of junctionless transistor in ON state a large body current follows through the device due highly doped drain and source and in OFF state device cutoff due to difference of work function substrate and dual gate material.

2. Structure of device and simulation

Structure of N N⁺ N junctionless nanowire transistor using following specification is demonstrated in the figure (1).

The structure of junctionless transistor can be design by 2D TCAD simulator (ATHENA deckbuild) and shown in fig (2) These are the structure of purposed device. Structure with electrodes fig (3).

Characteristics

The characteristics of N N⁺ N transistor having initial silicon (channel) arsenic doped with doping concentration

1.0E+13. Drain and source doped with concentration 5.0E+15 of arsenic shown as follows

No bias V_g=0V




Figure 1: Blok diagram N N⁺ N transistor




Figure 2: Structure of N N⁺ N (junctionless) transistor

*Corresponding author: Akash Kumar Gupta

Table 1 Electrode information of junctionless transistor

Electrode name	X min	X max	Y min	Y max
Gate	3.510E-01	8.490E-01	-2.057E-01	-6.336E-03
Source	0.000E+00	1.800E-01	-2.812E-02	4.420E-03
Drain	1.020E+00	1.200E+00	-2.812E-02	4.420E-03
Back side	0.000E+00	1.200E+00	8.000E-01	8.000E-01




Figure 3: Structure with electrodes N N+ N transistor

Variation of drain current I_d with respect to gate voltage V_g shown in figure (4). as shown in graph when no bias at the i.e. $V_g=0.0$ there are some current flows through the channel due highly doped drain and source. there are a small current flows from source to drain this small current may be called leakage current but this is not in opposite direction of forward bias current, it is in the direction of main current there for this device is also called unidirectional MOS.




Figure 4: I_d Vs V_g plot of 3N transistor

The simulator's result shows that the leakage current for N N+ N transistor is $0.000135843 \text{ A}/\mu\text{m}$. which is considerable in amount than convention MOS transistor there for this can be used as an always ON switch for small voltage application.

Positive gate bias $V_g > 0$

When gate voltage $V_g > 0$ the drain current I_d shown in plot is almost linearly proportional to the gate voltage V_g . The figure (4) shows the variation of I_d with V_g varies from 0.0 to 3.3V at constant drain voltage $V_d = 1.1\text{V}$. Therefore 3N transistor is a linear device for small voltage application.

Negative gate bias $V_g < 0$

From the result of 2D ATLAS simulator threshold voltage (V_t) = -515.253 V which is very small as compared to conventional MOS (0.7V for NMOS). Therefore when gate voltage V_t reduced to -515.253 vV thereafter device turnoff.

Figure (5) shows another characteristics of N N+ N transistor when the polarity of drain and source biasing changes then only the slope of characteristics changes to negative and no other changes occurs, this proves the unidirectional property of N N+ N transistor.



Figure 5: Back current plot of 3N transistor




Figure 6: Overlay graph of N N+ N Transistor

4. Comparison with conventional NMOS

N N⁺ N transistor and NMOS transistor design with same geometry with gate oxide thickness $t_{ox} = 0.3\mu\text{m}$, gate material thickness = $0.2\mu\text{m}$ and channel length = $0.50\mu\text{m}$. are compared from the figure (6) N N⁺ N transistor is linear and uni directional and NMOS transistor is linear at 0.5V, after 0.5V device changes to nonlinear and after 1V get saturated.

N N⁺ N transistor have very low threshold voltage $V_t = -515.253\text{ V}$ in comparison to NMOS $V_t = 0.70\text{V}$.

And leakage current = $0.000135843\text{ A}/\mu\text{m}$ is smaller than conventional NMOS.




Fig 6.1: Id Vs Vd NMOS




Fig 6.2 Id Vs Vd N⁺ N N⁺




Fig 6.3 Id Vs Vd N N⁺ N

Table 2: Compression of various parameter of n n+ n with conventional devices

Parameters	NMOS	N ⁺ N N ⁺	N N ⁺ N
Threshold voltage V_t	0.7V	-6.36619V	-515.253 v
Leakage current	Order of few μm	0.000151693 A/ μm	0.000135843 A/ μm

Conclusion

From the simulator result we can conclude the purposed device is unidirectional, hot carrier and have linear characteristics plot which is very useful for low power switching application and N N⁺ N transistor can be used as constant current device for low power application.

Reference

Jean-Pierre Colinge (2012) Nanowire Transistors without Junctions *Tyndall National Institute University College Cork* www.tyndall.ie.

A. Kranti, R. Yan, C.-W. Lee, I. Ferain, R. Yu (2012), Junctionless Nanowire Transistor (JNT): Properties and Design Guidelines *Tyndall National Institute University College Cork, Cork, Ireland*.

J. Colinge, C. Lee, A. Afzalain, N. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy (2010) Nanowire transistors without junctions *Nat. Nanotechnol.* vol. 5, no. 3, pp. 225–229.

K. J. Kuhn, A. Murthy, R. Kotlyar, and M. Kuhn (2010), Past, present and future: SiGe and CMOS transistor scaling, *ECS Trans*, vol. 33, no. 6, pp. 3–17

C. Hu (2004) Device challenges and opportunities in VLSI *Sym, Tech. Dig.*, pp. 4–5.

ATLAS User’s Manual, Silvaco (2000), Santa Clara, CA, USA.

C. Lee, A. Borne, I. Ferain, A. Afzalain, R. Yan, N. Dehdashti - Akhavan, P. Razavi, and J. Colinge (2010), High-temperature performance of silicon junctionless MOSFETs, *IEEE Trans. Electron Devices*, vol. 57, no. 3, pp. 620–625.

J. Colinge, C. Lee, A. Afzalain, N. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, Nanowire transistors without junctions, *Nat. Nanotechnol.*, vol. 5, no. 3, pp. 225–229, Mar. 2010.

C. Lee, I. Ferain, A. Afzalain, R. Yan, N. Akhavan, P. Razavi, and J. Colinge (2010), Performance estimation of junctionless multigate transistors, *Solid State Electron.*, vol. 54, no. 2, pp. 97–103.

R. Doria, M. Pavanello, R. Trevisoli, M. de -Souza, C. Lee, I. Ferain, N. Akhavan, R. Yan, P. Razavi, R. Yu, A. Kranti, and J. Colinge (2011), Junctionless multiple-gate transistors for analog applications, *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2511–2519

S. Cho, K. Kim, B. Park, and I. Kang (2011), RF performance and small-signal parameter extraction of junctionless silicon nanowire MOSFETs, *IEEE Trans. Electron Devices*, vol. 58, no. 5, pp. 1388–1396.

R. Rios, A. Cappellani, M. Armstrong, A. Budrevich, H. Gomez, R. Pai, N. Rahhal-Orabi, and K. Kuhn (1987), Comparison of junctionless and conventional trigate transistors with down to 26 nm, *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1170–1172.

M. Shur (1989), Split-gate field-effect transistor, *Appl. Phys. Lett.*, vol. 54, no. 9, pp. 162–164.

- K. Na and Y. Kim (2006), Silicon complementary metal-oxide-semiconductor field-effect transistors with dual work function gate, *Jpn. J. Appl. Phys.*, vol. 45, no. 12, pp. 9033–9036.
- M. Saxena, S. Haldar, M. Gupta, and R. Gupta (2002), Physics-based analytical modeling of potential and electrical field distribution in dual material gate (DMG)-MOSFET for improved hot electron effect and carrier transport efficiency, *IEEE Trans. Electron Devices*, vol. 49, no. 11, pp. 1928–1938.
- A. Chaudhry and M. Kumar (2007), Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET, *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1463–1467.
- Ranjeet Kumar Verma, Anil kumar, A K Jaiswal (2014), Characterization of N+ NN+ Transistor (3N) using 2D ATLAS Simulator *INPRESSCO*, Vol.4, No.3.
- W. Long and K. Chin (2008), Dual material gate field effect transistor (DMGFET), in *IEDM Tech*, pp. 549–552.
- X. Zhou and W. Long (2008), A novel hetero-material gate (HMG) MOSFET for deep-submicron ULSI technology, *IEEE Trans. Electron Devices*, vol. 45, no. 12, pp. 2546–2548.
- D. Datta, S. Ganguly, S. Dasgupta, and A. Prasad Sarab (2006), Novel nanoscale device architecture to reduce leakage currents in logic Circuits: A quantum-mechanical study, *Semicond. Sci. Technol.*, vol. 21, no. 4, pp. 397–408.



Akash Kumar Gupta is student of M.Tech. ECE (MCE) in the Department of Electronics & Communication Engineering in SHIATS-DU, Allahabad. He received his B.Tech degree from Institute of Engineering & Technology Dr. R M L Avadh University, Faizabad (U.P.).



Dr. Anil Kumar is Assistant Professor in ECE Department at SHIATS-DU Allahabad. He obtained B.E from MMMEC Gorakhpur in ECE, M.Tech. from IIT BHU Formerly IT B.H.U. Varanasi in Microelectronics Engg. And he has done Ph.D. from SHIATS-DU Allahabad. He guided various projects & research at undergraduate & postgraduate level. He published many research papers in different journals. He has more than 10 years teaching experience and actively involved in research and publications. His area of interest includes Antenna, microwave, artificial neural network and VLSI.



A.K. Jaiswal is Prof. and Head of ECE-Department at SHIATS-Allahabad. He obtained M.Sc. in Tech. Electronics & Radio Engg. from Allahabad University in 1967. He guided various projects & research at undergraduate & postgraduate level. He has more than 40 years Industrial, research and Teaching experience and actively involved in research and publications. His area of interest includes Optical Networks and satellite communication.